返回
On-CMOS Image Sensor Processing for Lane Detection
DOI:10.3390/s21113713.png)
摘要
En 中文
This paper presents a CMOS image sensor (CIS) with built-in lane detection computing circuits for automotive applications. We propose on-CIS processing with an edge detection mask used in the readout circuit of the conventional CIS structure for high-speed lane detection. Furthermore, the edge detection mask can detect the edges of slanting lanes to improve accuracy. A prototype of the proposed CIS was fabricated using a 110 nm CIS process. It has an image resolution of 160 (H) x 120 (V) and a frame rate of 113, and it occupies an area of 5900 mu m x 5240 mu m. A comparison of its lane detection accuracy with that of existing edge detection algorithms shows that it achieves an acceptable accuracy. Moreover, the total power consumption of the proposed CIS is 9.7 mW at pixel, analog, and digital supply voltages of 3.3, 3.3, and 1.5 V, respectively.
Keyword:
CMOS image sensor
computer vision
edge detection
low power consumption
single-slope ADC
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.5
论文数:
7.2W
被引数:
20.9W
机构
引用论文
QUANTITATIVE DESIGN AND EVALUATION OF ENHANCEMENT-THRESHOLDING EDGE DETECTORS
PROCEEDINGS OF THE IEEE
IF25.9
没有更多内容

