返回
Optimality of Bus-Invert Coding
DOI:10.1109/TCSII.2008.2002564.png)
摘要
En 中文
Dynamic power dissipation on I/O buses is an important issue for high-speed communication between chips. One can use coding techniques to reduce the number of transitions, which will reduce the dynamic power. Bus-invert coding is one popular technique for interchip buses, where the dominant contribution is from the self-capacitance of the wires. This algorithm uses an invert line to signal whether the bus data are in its original or an inverted form. While the method appears to be a greedy algorithm, we show that it is, in fact, an optimal strategy. To do so, we first represent the bus and invert line using a trellis diagram. Then, we show that applying bus-invert coding to a sequence of words gives the same result as would be obtained by using the Viterbi algorithm, which is known to be optimal. We also show that partitioning an M-bit bus into P subbuses and using bus-invert coding on each subbus can be described as applying the Viterbi algorithm on a 2(P)-state trellis.
Keyword:
Bus coding
low power
off-chip buses
trellis diagram
Viterbi decoding
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
暂无机构信息
引用论文
Detection of interconnections between unstable resonant orbits via machine learning通过机器学习检测不稳定共振轨道之间的相互连接
ACTA ASTRONAUTICA
IF3.4
Space capacity management and its interaction with space traffic management空间容量管理及其与空间交通管理的交互
ACTA ASTRONAUTICA
IF3.4
没有更多内容

