arrow
返回

Optimization and Benchmarking of Monolithically Stackable Gain Cell Memory for Last-Level Cache

delete2025-10-24
delete0
PRE
AI
F
Faaiq Waqar
J
Jungyoun Kwak
J
Junmo Lee
O
Omkar Phadke
M
Minji Shon
M
Mohammadhosein Gholamrezaei
K
Kevin Skadron
S
Shimeng Yu
DOI:10.1109/TC.2025.3625490delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
末级缓存(LLC)是处理器片上与片外存储层级间的关键桥梁,其优化目标为高密度、高带宽和低操作能耗。迄今为止,高密度(HD)SRAM一直是传统的首选器件;然而,随着晶体管缩放放缓(如业界从5 nm到3 nm工艺中HD SRAM单元尺寸几乎不变),替代方案(如采用先进封装的3D堆叠,即混合键合)正被探索(如AMD的V-cache所示)。日益增长的数据需求需要超大规模片上缓存以减少昂贵的片外存储访问,推动器件技术探索走向单晶圆3D(M3D)集成,其中晶体管可在后端工艺(BEOL)的互连层级堆叠。M3D集成需要与低热预算(<400°C)兼容的制造技术。在前景广阔的BEOL器件候选中,非晶氧化物半导体(AOS)晶体管因其超低漏电(秒级)。本文考察了在优化BEOL兼容的AOS基2晶体管增益单元(2T-GC)用于LLC时的器件、电路及系统级权衡。开发了一种缓存早期探索工具NS-Cache,用于在先进7 nm和3 nm节点中建模缓存,并与Gem5模拟器集成,以系统性地评估与HD-SRAM、MRAM及1T1C eDRAM替代方案相比,新发现的密度/性能对LLC的影响。
Keyword:
Last-level cache
monolithic 3-D integration
gain cell
amorphous oxide semiconductors
persistent memory

期刊

IEEE Transactions on Computers 封面图
IEEE Transactions on Computers
IF:
3.8
论文数:
5.3K
被引数:
9.8K

机构

G
georgia institute of technology
学者数:
2.2K
论文数: 1.1K
被引数: 0
U
university of virginia
学者数:
4.4K
论文数: 2.0K
被引数: 0
引用论文

引用论文

Double-Gate W-Doped Amorphous Indium Oxide Transistors for Monolithic 3D Capacitorless Gain Cell eDRAM
err2020-12-12
err0
PREAI
errH. Ye; J. Gomez; W. Chakraborty; S. Spetalnick; S. Dutta; K. Ni; A. Raychowdhury; S. Datta
err分享
err收藏
GoogleWorkloads for Consumer Devices: Mitigating Data Movement Bottlenecks
err2018-03-19
err189
PREAI
errBoroumand, Amirali; Ghose, Saugata; Kim, Youngsok; Ausavarungnirun, Rachata; Shiu, Eric; Thakur, Rahul; Kim, Daehyun; Kuusela, Aki; Knies, Allan; Ranganathan, Parthasarathy; Mutlu, Onur
err分享
err收藏
Monolithic 3D IC vs. TSV-based 3D IC in 14nm FinFET technology
err2016-10-01
err0
PREAI
errSandeep Kumar Samal; Deepak Nayak; Motoi Ichihashi; Srinivasa Banna; Sung Kyu Lim
err分享
err收藏
3D V-Cache: the Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7nm x86-64 CPU
err2022-02-20
err0
PREAI
errJohn Wuu; Rahul Agarwal; Michael Ciraula; Carl Dietz; Brett Johnson; Dave Johnson; Russell Schreiber; Raja Swaminathan; Will Walker; Samuel Naffziger
err分享
err收藏
Critical Process Features Enabling Aggressive Contacted Gate Pitch Scaling for 3nm CMOS Technology and Beyond实现3nm CMOS技术及更先进节点激进接触栅极间距缩小的关键工艺特征
err2022-12-03
err0
PREAI
errChih-Hao Chang; V.S. Chang; K.H. Pan; K.T. Lai; J. H. Lu; J.A. Ng; C.Y. Chen; B.F. Wu; C.J. Lin; C.S. Liang; C.P. Tsao; Y.S. Mor; C.T. Li; T.C. Lin; C.H. Hsieh; P.N. Chen; H.H. Hsu; J.H. Chen; H.F. Chen; J.Y. Yeh; M.C. Chiang; C.Y. Lin; J.J. Liaw; C.H. Wang; S.B. Lee; C.C. Chen; H.J. Lin; R. Chen; K.W. Chen; C.O. Chui; Y.C. Yeo; K.B. Huang; T.L. Lee; M.H. Tsai; K.S. Chen; Y.C. Lu; S.M. Jang; S.-Y. Wu
err分享
err收藏
Moving from exascale to zettascale computing: challenges and techniques
err2018-11-28
err0
PREAI
errXiang-ke Liao; Kai Lu; Can-qun Yang; Jin-wen Li; Yuan Yuan; Ming-che Lai; Li-bo Huang; Ping-jing Lu; Jian-bin Fang; Jing Ren; Jie Shen
err分享
err收藏
Novel Vertical Channel-All-Around (CAA) In-Ga-Zn-O FET for 2T0C-DRAM With High Density Beyond 4F2 by Monolithic Stacking
err2022-04-01
err0
PREAI
errXinlv Duan; Kailiang Huang; Junxiao Feng; Jiebin Niu; Haibo Qin; Shihui Yin; Guangfan Jiao; Daniele Leonelli; Xiaoxuan Zhao; Zhaogui Wang; Weiliang Jing; Zhengbo Wang; Ying Wu; Jeffrey Xu; Qian Chen; Xichen Chuai; Congyan Lu; Wenwu Wang; Guanhua Yang; Di Geng; Ling Li; Ming Liu
err分享
err收藏
High-speed emerging memories for AI hardware accelerators用于AI硬件加速器的高速新兴存储器
err2024-01-11
err0
errOAAI
errAnni Lu; Junmo Lee; Tae-Hyeon Kim; Muhammed Ahosan Ul Karim; Rebecca Sejung Park; Harsono Simka; Shimeng Yu
err分享
err收藏
Design and implementaton of SRAM macro unit
err2017-05-01
err0
PREAI
errSurya Narayan Panda; Somanath Padhi; Vedula Phanindra; Umakanta Nanda; Sushant Kumar Pattnaik; Debasish Nayak
err分享
err收藏
学者 查看更多内容