arrow
返回

Optimizing FPGA-Based DNN Accelerator With Shared Exponential Floating-Point Format

delete2023-11-01
delete5
PRE
AI
W
Wenzhe Zhao
Q
Q. Dang
夏
夏天 (Tian Xia)
J
Jingming Zhang
N
Nanning Zheng
任
任鹏举 (Pengju Ren) *
DOI:10.1109/TCSI.2023.3300657delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
In recent years, low-precision fixed-point computation has become a widely used technique for neural network inference on FPGAs. However, this approach has some limitations, as certain neural networks are difficult to quantify using fixed-point arithmetic, such as those involved in super-resolution scaling, image denoising, and other scenarios that lack sufficient conditions for fine-tuning. Furthermore, deploying a floating-point precision neural network directly on an FPGA would lead to significant hardware overhead and low computational efficiency. To address this issue, this paper proposes an FPGA-friendly floating-point data format that achieves the same storage density as int8 without sacrificing inference accuracy or requiring fine-tuning. Additionally, this paper presents an FPGA-based neural network accelerator that is compatible with the proposed format, utilizing DSP resources to increase the number of DSP cascading from 7 to 16, and solving the back-to-back accumulation issue of floating-point numbers. This design achieves comparable resource consumption and execution efficiency to those of 8-bit fixed-point accelerators. Experimental results demonstrate that the accelerator proposed in this study achieves the same accuracy as the native floating point on multiple neural networks without fine-tuning, and remains high computing performance. When deployed on the Xilinx ZU9P, the performance achieves 4.072 TFlops at 250 MHz, which outperforms the previous works, including the Xilinx official DPU.
Keyword:
Deep neural network
accelerator
low-precision floating point
field-programmable gate array (FPGA)
very large scale integration circuit (VLSI)

期刊

IEEE Transactions on Circuits and Systems I-Regular Papers 封面图
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
论文数:
9.8K
被引数:
2.2W

机构

X
xi'an jiaotong university
学者数:
9.3W
论文数: 6.7W
被引数: 75
引用论文

引用论文

err分享
err收藏
A Planar Decanuclear Cobalt(II) Phosphonate
err2014-04-22
err0
PREAI
errDipankar Sahoo; Ramesh K. Metre; Wolfgang Kroener; Klaus Gieb; Paul Müller; Vadapalli Chandrasekhar
err分享
err收藏
err
IF0
err
err0
PREAI
err
err分享
err收藏
err
IF0
err
err0
PREAI
err
err分享
err收藏
学者 查看更多内容