.png){kind=icon}
返回
Parallel Memory Architecture for Application-Specific Instruction-Set Processors
.png){kind=icon}
PRE
AI
DOI：10.1007/s11265-008-0173-y.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Many of the current applications used in battery powered devices are from digital signal processing, telecommunication, and multimedia domains. These applications typically set high requirements for computational performance and often parallelism is the key solution to meet the performance requirements. In order to exploit the parallel processing units, memory should be able to feed the data path with data. This calls for a memory organization supporting parallel memory accesses. In this paper, a conflict resolving parallel data memory system for application-specific instruction-set processors is described. The memory structure is generic and reusable to support various application-specific designs. The proposed memory system does not employ any predefined access format signals for memory addressing. The proposed parallel memory system is attached to an application-specific instruction-set processor core and comparison on area, power, and critical path are shown. The experiments show that significant power savings can be obtained by exploiting the parallel memory system instead of multi-port memory.
Keyword:
Parallel memory
Low power
TTA
ASIP
Transport triggered architecture
Application-specific instruction-set processors
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
2.1
论文数:
877
被引数:
4.6K
机构
引用论文
A research and development (R&D) roadmap for broadly protective coronavirus vaccines: A pandemic preparedness strategy.png)
Vaccine
OAAI
VaccineIF0
OAAI分享收藏The association of obesity with health insurance coverage and demographic characteristics: a statewide cross-sectional studyMedicineOAAI
MedicineIF0
OAAI分享收藏分享收藏
查看更多内容