返回
Phase Synchronization Operator for On-Chip Brain Functional Connectivity Computation
DOI:10.1109/TBCAS.2019.2931799.png)
摘要
En 中文
This paper presents an integer-based digital processor for the calculation of phase synchronization between two neural signals. It is based on the measurement of time periods between two consecutive minima. The simplicity of the approach allows for the use of elementary digital blocks, such as registers, counters, and adders. The processor, fabricated in a 0.18-$\mu$m CMOS process, only occupies 0.05mm$<^>2$ and consumes 15nW from a 0.5V supply voltage at a signal input rate of 1024S/s. These low-area and low-power features make the proposed processor a valuable computing element in closed-loop neural prosthesis for the treatment of neural disorders, such as epilepsy, or for assessing the patterns of correlated activity in neural assemblies through the evaluation of functional connectivity maps.
Keyword:
Functional connectivity
low power CMOS VLSI
neural signal processing
phase synchronization
seizure detection
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W
机构
引用论文
Rapid brief feedback intracerebral stimulation based on real-time desynchronization detection preceding seizures stops the generation of convulsive paroxysms
EPILEPSIA
IF6.6
The EPILEPSIAE database: An extensive electroencephalography database of epilepsy patients癫痫数据库: 癫痫患者的广泛脑电图数据库
EPILEPSIA
IF6.6

