.png){kind=icon}
.png){kind=icon}
Return
Post-layout simulation driven analog circuit sizing
.png){kind=icon}
PRE
AI
DOI：10.1007/s11432-022-3878-5.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Post-layout simulation provides accurate guidance for analog circuit design, but post-layout performance is hard to be directly optimized at early design stages. Prior work on analog circuit sizing often utilizes pre-layout simulation results as the optimization objective. In this work, we propose a post-layout-simulation-driven (post-simulation-driven for short) analog circuit sizing framework that directly optimizes the post-layout simulation performance. The framework integrates automated layout generation into the optimization loop of transistor sizing and leverages a coupled Bayesian optimization algorithm to search for the best post-simulation performance. Experimental results demonstrate that our framework can achieve over 20% better post-layout performance in competitive time than manual design and the method that only considers pre-layout optimization.
Keywords:
analog EDA
transistor sizing
Bayesian optimization
post-layout simulation
Journal
IF:
7.6
Papers:
4.9K
Citations:
8.9K