arrow
返回

Power-Delay Analysis for Subthreshold Voltage Operation

delete2018-01-06
delete1
PRE
AI
H
Hugo Cavalaria *
R
Ruben Cabral
J
J. Semião
M
Marcelino Santos
I
I.C. Teixeira
J
J.P. Teixeira
DOI:10.1007/978-3-319-70272-8_30delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
The Internet of Things (IoT) paradigm is enabling easy access and interaction with a wide variety of devices, some of them self-powered, equipped with microcontrollers, sensors and sensor networks. Low power and ultra-low-power strategies, as never before, have a huge importance in today's CMOS integrated circuits, as all portable devices quest for the never-ending battery life, but also with smaller and smaller dimensions every day. The solution is to use clever power management strategies and reduce drastically power consumption in IoT chips. Dynamic Voltage and Frequency Scaling techniques can be rewardingly, and using operation at subthreshold power-supply voltages can effectively achieve significant power savings. However, by reducing the power-supply voltage it imposes the reduction of performance and, consequently, delay increase, which in turn makes the circuit more vulnerable to operational-induced delay-faults and transient-faults. What is the best compromise between power, delay and performance? This paper proposes an automatic methodology and tool to perform power-delay analysis in CMOS gates and circuits, to identify automatically the best compromise between power and delay. By instantiating HSPICE simulator, the proposed tool can automatically perform analysis such as: power-delay product, energy-delay product, power dissipation, or even dynamic and static power dissipations. The optimum operation point in respect to the power-supply voltage is defined, for each circuit or sub-circuit and considering subthreshold operation or not, to the minimum power-supply voltage where the delays do not increase too much and that implements a compromise between delay and power consumption. The algorithm is presented, along with CMOS circuit examples and all the analysis' results are shown for typical benchmark circuits. Results indicate that subthreshold voltages can be a good compromise in reducing power and increasing delays.
Keyword:
Subthreshold voltage operation
Power-delay product
Dynamic voltage and frequency scaling
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

I
INCREASE
IF:
0
论文数:
4
被引数:
0

机构

I
inesc-id
学者数:
636
论文数: 504
被引数: 0
U
universidade do algarve
学者数:
3.9K
论文数: 3.4K
被引数: 6
引用论文

引用论文

Hexaphenoxycyclotriphosphazene as FR for CFR anionic PA6 via T‐RTM: a study of mechanical and thermal properties
err2016-07-17
err0
PREAI
errCarl‐Christoph Höhne; Rainer Wendel; Bert Käbisch; Thorsten Anders; Frank Henning; Edwin Kroke
err分享
err收藏
Suppressed Mobility of Negative Charges in Polymer Electrolytes with an Ether‐Functionalized Anion
err2019-08-05
err0
errOAAI
errHeng Zhang; Fangfang Chen; Oier Lakuntza; Uxue Oteo; Lixin Qiao; Maria Martinez‐Ibañez; Haijin Zhu; Javier Carrasco; Maria Forsyth; Michel Armand
err分享
err收藏
Effect of solvent, reaction time on morphology of Cu2ZnSnS4 (CZTS) nanoparticles and its application in Dye Sensitized Solar Cells
err2016-01-01
err0
PREAI
errKrishnaiah Mokurala; Anvita Kamble; Chaitanya Bathina; Parag Bhargava; Sudhanshu Mallick
err分享
err收藏
Ökonomische Analyse der Erstnutzer von Elektrofahrzeugen
err2009-07-10
err0
PREAI
errDavid Biere; David Dallinger; Martin Wietschel
err分享
err收藏
Cu2ZnSnS4/CNT composites as Pt free counter electrodes for dye sensitized solar cells with improved efficiency
err2016-01-01
err0
PREAI
errSiva Sankar Nemala; Krishnaiah Mokurala; Parag Bhargava; Sudhanshu Mallick
err分享
err收藏
学者 查看更多内容