arrow
返回

Profiling soft-core processor applications for hardware/software partitioning

delete2005-05-01
delete7
PRE
AI
F
Finc, A
Z
Zemva, A
DOI:10.1016/j.sysarc.2004.11.002delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
In this paper, we present an efficient approach to HW/SW partitioning of applications targeted for embedded soft-core SoPC and programmable logic. The methodology is based on the iterative performance analysis of the initial functional SW description and performance estimation of various HW/SW partitioning configurations. The main focus is on adequate profiling of arbitrary SW code regions (function or single instruction level) with clock-cycle accuracy without introducing additional execution overhead. In order to support the profiling for partitioning, we have developed the COMET Profiler tool. The performance analysis and estimation in the simulation and implementation domains are supported, necessitating no design and implementation of HW co-processing blocks for the partitioning evaluation. The design process is illustrated with two case studies. (c) 2004 Elsevier B.V. All rights reserved.
Keyword:
hardwarelsoftware co-design
HW/SW partitioning
field programmable gate array
embedded soft-core processor
performance analysis
profiling
system-on-programmable-chip (SoPC)
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

Journal of Systems Architecture 封面图
Journal of Systems Architecture
IF:
4.1
论文数:
3.0K
被引数:
4.2K

机构

暂无机构信息
引用论文

引用论文

Fractional Spin and Josephson Effect in Time-Reversal-Invariant Topological Superconductors
err2017-07-25
err0
errOAAI
errAlberto Camjayi; Liliana Arrachea; Armando Aligia; Felix von Oppen
err分享
err收藏
Changes in running economy following downhill running
err2007-01-01
err0
PREAI
errTrevor C. Chen; Kazunori Nosaka; Jui-Hung Tu
err分享
err收藏
err分享
err收藏
err分享
err收藏
Reference points in spatial cognition.
err1980-01-01
err0
PREAI
errEdward K. Sadalla; W. Jeffrey Burroughs; Lorin J. Staplin
err分享
err收藏
学者 查看更多内容