返回
摘要
En 中文
In this paper, we present an efficient approach to HW/SW partitioning of applications targeted for embedded soft-core SoPC and programmable logic. The methodology is based on the iterative performance analysis of the initial functional SW description and performance estimation of various HW/SW partitioning configurations. The main focus is on adequate profiling of arbitrary SW code regions (function or single instruction level) with clock-cycle accuracy without introducing additional execution overhead. In order to support the profiling for partitioning, we have developed the COMET Profiler tool. The performance analysis and estimation in the simulation and implementation domains are supported, necessitating no design and implementation of HW co-processing blocks for the partitioning evaluation. The design process is illustrated with two case studies. (c) 2004 Elsevier B.V. All rights reserved.
Keyword:
hardwarelsoftware co-design
HW/SW partitioning
field programmable gate array
embedded soft-core processor
performance analysis
profiling
system-on-programmable-chip (SoPC)
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
4.1
论文数:
3.0K
被引数:
4.2K
机构
暂无机构信息
引用论文
ANTITHROMBOSIS STEWARDSHIP AS A KEY DRIVER WITHIN A VTE CENTER OF EXCELLENCE-AMBITION INVESTIGATORS抗血栓管理作为卓越VTE中心的关键驱动因素—AMBITION研究者
The Impact of Maternal Influenza Vaccination on Influenza Disease Severity During Pregnancy and Postpartum in Rural Nepal母体流感疫苗接种对尼泊尔农村地区妊娠期及产后流感疾病严重程度的影响
INVESTIGATING THE RELATIONSHIP BETWEEN D DIMER LEVELS AND VISCOELASTIC CHARACTERISTICS OF BLOOD CLOTS探究D二聚体水平与血液凝块粘弹性特征之间的关系

