.png){kind=icon}
返回
Programmable hardware architectures for sensor validation
.png){kind=icon}
OA
AI
DOI：10.1016/0967-0661(96)00144-X.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
A previous paper (Henry, 1995a) introduced the technique of hardware compilation as the basis for developing highly flexible programmable hardware platforms for control applications such as sensor validation. This paper describes two PC-hosted architectures for sensor validation research. The first holds up to two FPGAs and supports a daughter board with application-specific circuitry. The second is based on the transputer TRAM standard, and consists of programmable hardware modules providing interfacing and low-level signal processing between the transputer and arbitrary I/O components. Three applications are described, based upon a thermocouple, a dissolved oxygen probe and a Coriolis mass flow meter.
Keyword:
Field-Programmable Gate Analysis (FPGAs)
hardware compilation
Handel
occam
transputers
sensor validation
uncertainty
fault detection and diagnosis
fieldbus
thermocouple
dissolved oxygen sensing
Labview
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
4.6
论文数:
5.7K
被引数:
1.1W
机构
暂无机构信息
引用论文
.png){kind=icon}
没有更多内容
没有更多内容