Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation

doi:10.1145/1926367.1926381

Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation

2011-01-14

0

PRE

AI

DOI：10.1145/1926367.1926381

原文链接

原文求助

摘要

En 中文

This paper demonstrates and evaluates the performance and the scalability of the systolic computational-memory array (SCMA) for stencil computation, which is a typical computing kernel of scientific simulation. We describe the basic architecture of th SCMA, and show the requirements and the design of SCMAs to scalably operate over multiple devices. We implement a prototype of the SCMA with three ALTERA Stratix III FPGAs, which form a 1--3 FPGA array by conecting three DE3 boards with different clock sources. The prototype SCMA demonstrates that the difference in operating clock frequency hardly influences the total execution cycles while it slightly causes stall cycles to sub-SCMAs on different FPGAs. With three banchmark programs of typical computing kernels based on the finite difference method, we show that the increased FPGAs provide higher performance proportional to the number of devices, resulting in almost linear speedup.

Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation

摘要

AI总结

期刊

机构

引用论文