arrow
返回

RePLay: A hardware framework for dynamic optimization

delete2001-06-01
delete99
delete
OA
AI
S
S.J. Patel
S
S.S. Lumetta
DOI:10.1109/12.931895delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
In this paper, we propose a new processor framework that supports dynamic optimization. The rePLay Framework embeds an optimization engine atop a high-performance execution engine. The heart of the rePLay Framework is the concept of a frame. Frames are large, single-entry. single-exit optimization regions spanning many basic blocks in the program's dynamic instruction stream, yet containing only a single flow of control. This atomic property of frames increases the flexibilty in applying optimizations. To support frames, rePLay includes a hardware-based recovery mechanism that rolls back the architectural state to the beginning of a frame if, for example, an early exit condition is detected. This mechanism permits the optimizer to make speculative, aggressive optimizations upon frames. In this paper, we investigate some of the underlying phenomenon that support rePLay. Primarily, we evaluate rePLay's region formation strategy. A rePLay configuration with a 256-entry frame cache, using 74KB frame constructor and frame sequencer, achieves an average frame size of 88 Alpha AXP instructions with 68 percent coverage of the dynamic istream, an average frame completion rate of 97.81 percent, and a frame predictor accuracy of 81.26 percent. These results soundly demonstrate that the frames upon which the optimizations are performed are large and stable. Using the most frequently initiated frames from rePLay executions as samples, we also highlight possible strategies for the rePLay optimization engine. Coupled with the high coverage of frames achieved through the dynamic frame construction, the success of these optimizations demonstrates the significance of the rePLay Framework. We believe that the concept of frames, along with the mechanisms and strategies outlined in this paper, will play an important role in future processor architecture.
Keyword:
high-performance microarchitecture
dynamic optimization
trace caches

期刊

IEEE Transactions on Computers 封面图
IEEE Transactions on Computers
IF:
3.8
论文数:
5.3K
被引数:
9.8K

机构

暂无机构信息
引用论文

引用论文

err分享
err收藏
Cryptocandin, a potent antimycotic from the endophytic fungus Cryptosporiopsis cf. quercina
err1999-08-01
err0
errOAAI
errGary A. Strobel; R. Vincent Miller; Concepcion Martinez-Miller; Margaret M. Condron; David B. Teplow; W. M. Hess
err分享
err收藏
err1998-01-01
err0
errOAAI
errJohn C. Marshall
err分享
err收藏
Landscape of helper and regulatory antitumour CD4+ T cells in melanoma黑色素瘤中辅助和调节性抗肿瘤CD4 T细胞的景观
err2022-05-04
err0
errOAAI
errGiacomo Oliveira; Kari Stromhaug; Nicoletta Cieri; J. Bryan Iorgulescu; Susan Klaeger; Jacquelyn O. Wolff; Suzanna Rachimi; Vipheaviny Chea; Kate Krause; Samuel S. Freeman; Wandi Zhang; Shuqiang Li; David A. Braun; Donna Neuberg; Steven A. Carr; Kenneth J. Livak; Dennie T. Frederick; Edward F. Fritsch; Megan Wind-Rotolo; Nir Hacohen; Moshe Sade-Feldman; Charles H. Yoon; Derin B. Keskin; Patrick A. Ott; Scott J. Rodig; Genevieve M. Boland; Catherine J. Wu
err分享
err收藏
err1995-01-01
err0
PREAI
errYoshiaki Nabuchi; Eri Fujiwara; Kenjyu Ueno; Hitoshi Kuboniwa; Yoshinori Asoh; Hidetoshi Ushio
err分享
err收藏
err分享
err收藏
学者 查看更多内容