返回
摘要
En 中文
A generally effective criterion for the selection of flip-flops in the partial scan problem for sequential circuit testability is to select flip-flops that break the cyclic structure of the circuit and reduce its sequential depth. The selection of flip-flops may also be subject to a prescribed bound on the clock period of the modified circuit (timing-driven partial scan); In this paper we propose two techniques (for non-timing-driven and timing-driven partial scan) which address the above criterion based on a transformation of sequential circuits known as retiming. For non-timing-driven partial scan, we employ retiming to rearrange the flip-flops of the circuit, so that its functionality is preserved, while the number of flip-flops that are needed to break al cycles and bound the sequential depth is significantly reduced. For timing-driven partial scan, we propose a retiming-based technique that reduces the overall area overhead required to achieve the clock period bound. Experimental results on the ISCAS'89 circuits show the benefit of our approach in both timing-driven and non-timing-driven partial scan.
Keyword:
design for testability
minimum feedback vertex set
partial scan
retiming
sequential depth
timing-driven partial scan
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
暂无机构信息
引用论文
Curcuma longa Mediated Synthesis of Copper Oxide, Nickel Oxide and Cu-Ni Bimetallic Hybrid Nanoparticles: Characterization and Evaluation for Antimicrobial, Anti-Parasitic and Cytotoxic Potentials姜黄介导的氧化铜,氧化镍和cu-ni双金属杂化纳米颗粒的合成: 抗微生物,抗寄生虫和细胞毒性潜力的表征和评估
Coatings
IF0
没有更多内容

