.png){kind=icon}
返回
Scalable shared-buffering ATM switch with a versatile searchable queue
.png){kind=icon}
PRE
AI
DOI：10.1109/49.594840.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Shared-buffering architecture is promising to make a large-scale ATM switch with small buffer size. However, there are two important problems, namely, memory-access speed and complex-control implementation, Advanced 0.5 mu m CMOS technology now makes it possible to integrate a huge amount of memory, and enables us to apply more sophisticated architecture than ever before, In this paper, we propose the funnel-structured expandable architecture with shared multibuffering and the advanced searchable-address queueing scheme for these two problems, The funnel structure gives flexible capability to build up various sizes of ATM switches which are proportional to the number of LSI chips, The searchable-address queue, in which all the addresses of the stored cells for different output ports are queued in single-FIFO hardware and the earliest address is found by the search function provided inside the queue, can reduce the total memory capacity drastically, and enables the address queue to be contained inside the LSI chip, This technique also has a great advantage for implementing the multicast and multilevel priority-control functions, A 622 Mbit/s 32 x 8 ATM switch LSI chip set, which consists of a BX-LSI and a CX-LSI, is developed using 0.5 mu m pure CMOS technology. By using four chip sets, a 622 Mbit/s 32 x 32 switch can be installed on one board.
Keyword:
asynchronous transfer mode
buffer memories
CMOS integrated circuits
memory management
search methods
shared memory systems
switches
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
17.2
论文数:
6.4K
被引数:
3.1W
机构
暂无机构信息
引用论文
FAST PACKET SWITCH ARCHITECTURES FOR BROAD-BAND INTEGRATED SERVICES DIGITAL NETWORKS.png)
PROCEEDINGS OF THE IEEE
PROCEEDINGS OF THE IEEEIF25.9
PREAI
分享收藏
分享收藏
查看更多内容