返回
Seamless multi-reticle photonics
DOI:10.1364/OL.427289.png)
摘要
En 中文
While Moore's law predicted shrinking transistors would enable exponential scaling of electronic circuits, the footprint of photonic components is limited by the wavelength of light. Thus, future high-complexity photonic integrated circuits (PICs) such as petabit-per-second transceivers, thousand-channel switches, and photonic quantum computers will require more area than a single reticle provides. In our novel approach, we overlay and widen waveguides in adjacent reticles to stitch a smooth transition between misaligned exposures. In SiN waveguides, we measure ultralow loss of 0.0004 dB per stitch, and produce a stitched delay line 23 m in length. We extend the design to silicon channel waveguides, and predict 50-fold lower loss or 50-fold smaller footprint versus a multimode-waveguide-based method. Our approach enables large-scale PICs to scale seamlessly beyond the single-reticle limit. (C) 2021 Optical Society of America
期刊
IF:
3.3
论文数:
4.0W
被引数:
7.6W
机构
引用论文
Hertz-linewidth semiconductor lasers using CMOS-ready ultra-high-Q microresonators使用CMOS就绪的超高Q微谐振器的赫兹线宽半导体激光器
NATURE PHOTONICS
IF32.9
1.6 Tbps Silicon Photonics Integrated Circuit and 800 Gbps Photonic Engine for Switch Co-Packaging Demonstration1.6 Tbps硅光子集成电路和800 Gbps光子引擎用于交换机共封装演示
Planar waveguides with less than 0.1 dB/m propagation loss fabricated with wafer bonding通过晶片键合制造的传播损耗小于0.1 dB/m的平面波导
OPTICS EXPRESS
IF3.3
External vs. Integrated Light Sources for Intra-Data Center Co-Packaged Optical Interfaces用于数据中心内共封装光学接口的外部光源与集成光源

