arrow
返回

Self-aware power management for multi-core microprocessors

delete2021-03-01
delete7
PRE
AI
S
Sai Manoj Pudukotai Dinakarrao *
DOI:10.1016/j.suscom.2020.100480delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Power management is one of the significant challenges to be addressed in multi-/many-core microprocessors. Furthermore, the multi-core microprocessors experience unforeseen scenarios such as performance degradation over time, manufacturing defects, power, and thermal impacts with time. Traditional power management techniques, though efficient, is not designed to handle such unseen scenarios. Furthermore, the variation in performance requirements is one of the challenges faced in the era of machine learning. We propose a self-aware power management scheme for multi-core microprocessors in this work to address the above-mentioned issues. We perform application-level power management in this work to overcome the overheads imposed by core-level power management and system-level power management inefficiency. The power management unit employs a linear predictor for workload prediction to perform DVFS. On top of the power manager, the self-aware controller is hierarchically placed to monitor the system components? health and adapt the power manager?s decision to meet the performance requirements and handle changes in system components? health. We evaluate the proposed self-aware power manager under externally provided high performance goals, and resource contention. A power saving of up to 16% compared to existing power management techniques, and 2.4? speedup with 25% additional power to satisfy high performance compared to power management without self-awareness for a microprocessor with up to 32-cores is achieved.
Keyword:
Self-awareness
Power management
Dynamic voltage and frequency scaling
Multi-core microprocessors
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

S
Sustainable Computing-Informatics and Systems
IF:
5.7
论文数:
966
被引数:
2.9K

机构

暂无机构信息
引用论文

引用论文

A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator
err2017-06-01
err29
PREAI
errManoj, Sai P. D.; Lin, Jie; Zhu, Shikai; Yin, Yingying; Liu, Xu; Huang, Xiwei; Song, Chongshen; Zhang, Wenqi; Yan, Mei; Yu, Zhiyi; Yu, Hao
err分享
err收藏
Distribution of the Val108/158Met polymorphism of the COMT gene in healthy Mexican population
errGene
IF0
err2013-09-01
err0
errOAAI
errThelma Beatriz González-Castro; Carlos Tovilla-Zárate; Isela Juárez-Rojop; Sherezada Pool García; Alma Genis; Humberto Nicolini; Lilia López Narváez
err分享
err收藏
Is anthropogenic land subsidence a possible driver of riverine flood-hazard dynamics? A case study in Ravenna, Italy
err2017-10-30
err0
errOAAI
errFrancesca Carisi; Alessio Domeneghetti; Maria Gabriella Gaeta; Attilio Castellarin
err分享
err收藏
Power, thermal, and reliability modeling in nanometer-scale microprocessors
err2007-05-01
err99
errOAAI
errBrooks, David; Dick, Robert P.; Joseph, Russ; Shang, Li
err分享
err收藏
A roadmap toward the development of Sapienza Smart Campus
err2016-06-01
err0
PREAI
errFrancesca Pagliaro; Benedetta Mattoni; Franco Gugliermenti; Fabio Bisegna; Bartolomeo Azzaro; Francesco Tomei; Stefano Catucci
err分享
err收藏
学者 查看更多内容