.png){kind=icon}
返回
Self-checking carry-select adder design based on two-rail encoding
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2007.910537.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Carry-select adders are one of the faster types of adders. This paper proposes a scheme that encodes the sum bits using two-rail codes; the encoded sum bits are then checked by self-checking checkers. The multiplexers used in the adder are also totally self-checking. The scheme is illustrated with the implementation of a 2-bit carry select adder that can detect all single stuck-at faults on-line; the detection of double faults is not guaranteed. Adders of arbitrary size can be constructed by cascading the appropriate number of such 2-bit adders. A range of adders from 4 to 128 bits is designed using this approach employing a 0.5-mu m CMOS technology. The transistor overhead in implementing these self-checking adders varies from 19.51% to 20.94%, and the area overhead varies from 16.07% to 20.67% compared to adders without built-in self-checking capability.
Keyword:
on-line fault detection
self-checking checker
transient faults
two-rail code
期刊
IF:
5.2
论文数:
9.7K
被引数:
2.2W
机构
引用论文
On the type of a phase transition in the system of exciton polaritons in an optical microcavity.png)
JETP Letters
JETP LettersIF0
PREAI
分享收藏
查看更多内容