返回
Sparse Compressed Spiking Neural Network Accelerator for Object Detection
DOI:10.1109/TCSI.2022.3149006.png)
摘要
En 中文
Spiking neural networks (SNNs), which are inspired by the human brain, have recently gained popularity due to their relatively simple and low-power hardware for transmitting binary spikes and highly sparse activation maps. However, because SNNs contain extra time dimension information, the SNN accelerator will require more buffers and take longer to infer, especially for the more difficult high-resolution object detection task. As a result, this paper proposes a sparse compressed spiking neural network accelerator that takes advantage of the high sparsity of activation maps and weights by utilizing the proposed gated one-to-all product for low power and highly parallel model execution. The experimental result of the neural network shows 71.5% mAP with mixed (1,3) time steps on the IVS 3cls dataset. The accelerator with the TSMC 28nm CMOS process can achieve 1024x576.29 frames per second processing when running at 500MHz with 35.88TOPS/W energy efficiency and 1.05mJ energy consumption per frame.
Keyword:
Object detection
Hardware
Convolution
Training
Neurons
Parallel processing
Topology
Spiking neural network
computer vision
object detection
VLSI hardware design
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W
机构
引用论文
Contributions of evacuation proctography and anorectal manometry to evaluation of adults with constipation and defecatory difficulty排空直肠造影和肛门直肠测压对成人便秘和排便困难的评估的贡献
A Soft-Pruning Method Applied During Training of Spiking Neural Networks for In-memory Computing Applications在内存计算应用程序的尖峰神经网络训练过程中应用的软修剪方法
A 0.086-mm2 12.7-pJ/SOP 64k-Synapse 256-Neuron Online-Learning Digital Spiking Neuromorphic Processor in 28-nm CMOS在28 nm CMOS中0.086 mm2 12.7-pJ/SOP 64k突触256神经元在线学习数字尖峰神经形态处理器

