返回
Stacked-Switch Power Factor Correction Architecture
DOI:10.1109/TPEL.2023.3244538.png)
摘要
En 中文
Two-stage power factor correction (PFC) architecture, consisting of a boost PFC front end and an isolated dc- dc converter, is widely used in ac-dc applications. However, the boost PFC front end loses zero-voltage-switching (ZVS) under high-line conditions, limiting its practical switching frequency. Consequently, a relatively large boost inductor and electromagnetic interference (EMI) filters are needed in the two-stage architecture, leading to a lower power density design. This article proposes a stacked-switch PFC architecture that allows all switches to achieve full-load-range ZVS at a universal input while reducing the component counts compared to the two-stage architecture. As a result, the stacked-switch architecture can operate efficiently at a much higher switching frequency than the two-stage architecture, allowing for higher power density and lower cost. Additionally, this architecture can be operated at a constant switching frequency, which is beneficial for simplifying the magnetics and controller design. A 150-W-universal-input prototype is built to verify the effectiveness of the stacked-switch PFC concept. The prototype measures 92.9% peak efficiency and 53.9-W/in(3) power density by box volume.
Keyword:
Zero voltage switching
Density measurement
Switching frequency
Switches
Power system measurements
Transformers
Electromagnetic interference
AC/DC
active decoupling
GaN
power factor
power factor correction (PFC)
single phase
soft switching
wide band-gap
zero-voltage switching (ZVS)
期刊
IF:
6.5
论文数:
1.7W
被引数:
8.3W
机构
引用论文
Predictive ZVS Control With Improved ZVS Time Margin and Limited Variable Frequency Range for a 99% Efficient, 130-W/in3 MHz GaN Totem-Pole PFC Rectifier具有改进的ZVS时间裕度和有限的可变频率范围的预测ZVS控制,用于99% 高效的130/in3 MHz GaN图腾柱PFC整流器
Fluorination Treatment of Conjugated Protonated Polyanilines for High‐Performance Sodium Dual‐Ion Batteries高性能钠二离子电池的共轭质子化聚苯胺的氟化处理

