返回
Synchronizer-Free Digital Link Controller
DOI:10.1109/TCSI.2020.2989552.png)
摘要
En 中文
This work presents a producer-consumer link between two independent clock domains. The link allows for metastability-free, low-latency, high-throughput communication by slight adjustments to the clock frequencies of the producer and consumer domains steered by a controller circuit. Any such controller cannot deterministically avoid, detect, nor resolve metastability. Typically, this is addressed by synchronizers, incurring a larger dead time in the control loop. We follow the approach of Friedrichs et al. (TC 2018) who proposed metastability-containing circuits. The result is a simple control circuit that may become metastable, yet deterministically avoids buffer underrun or overflow. More specifically, the controller output may become metastable, but this may only affect oscillator speeds within specific bounds. In contrast, communication is guaranteed to remain metastability-free. We formally prove correctness of the producer-consumer link and a possible implementation that has only small overhead. With SPICE simulations of the proposed implementation we further substantiate our claims. The simulation uses 65nm process running at roughly 2GHz.
Keyword:
Clocks
Synchronization
Oscillators
Phase locked loops
Receivers
Throughput
Informatics
Producer-consumer link
digital controllers
continuous processes
metastability-free
metastability-containing mixed signal control loop
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.7K
被引数:
2.2W
机构
引用论文
Cytotoxic Effects of Inhibitors of de Novo Pyrimidine Biosynthesis upon Plasmodium falciparum
Biochemistry
IF0
Interaction of NH3with Cu-SSZ-13 Catalyst: A Complementary FTIR, XANES, and XES StudyNH3 与Cu-SSZ-13催化剂的相互作用: FTIR、XANES和XES的互补研究

