arrow
返回

Temperature compensated ring oscillator based VCO

delete2022-05-01
delete4
PRE
AI
G
George Souliotis *
E
Evi Keramida
F
Fotis Plessas
R
Rafailia Malatesta
S
S. Vlassis
DOI:10.1016/j.aeue.2022.154195delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Frequency drift due to temperature variations is a crucial design consideration and cannot always be compensated by a phase-locked loop especially when low-gain, multiband oscillators are employed. A ring oscillator architecture with reduced frequency drift over temperature is presented in this paper. The oscillator is incorporated in a phase locked loop (PLL) to produce a stable clock within the required frequency range under process, voltage, and temperature variations. The output frequency of the oscillator is compensated through a proportional to absolute temperature (PTAT) current in order to eliminate the frequency drift. A proof-of-concept PLL has been designed and fabricated in a 180 nm CMOS technology operating with 3.3 V supply voltage and providing a 480 MHz frequency. Measurement results of the fabricated chip show a frequency variation of the VCO from-1.5 % to + 0.4 % from the center frequency across the temperature range from-40 ? to 120 ? meeting the requirements for most consumer market applications. The duty cycle distortion is less than 1% across the temperature range. The phase noise of the oscillator was measured at-107 dBc/Hz.
Keyword:
Ring oscillator
Temperature compensation
Voltage-controlled oscillator

期刊

A
AEU-International Journal of Electronics and Communications
IF:
3.2
论文数:
5.8K
被引数:
8.3K

机构

U
University of Patras
学者数:
1.2W
论文数: 9.6K
被引数: 8.4K
U
University of Thessaly
学者数:
7.8K
论文数: 6.0K
被引数: 5.7K
引用论文

引用论文

Effect of a Binary Solvent on Film Formation in Ink-Jet Printing二元溶剂对喷墨印刷中成膜的影响
err2007-01-01
err0
PREAI
errMasayuki Kaneda; Yuu Takao; Hirotaka Ishizuka; Jun Fukai; Shigekazu Yasutake; Atsushi Takahara
err分享
err收藏
err分享
err收藏
学者 查看更多内容