The TH Express high performance interconnect networks

Zhengbin Pang

doi:10.1007/s11704-014-3500-9

The TH Express high performance interconnect networks

2014-06-06

48

PRE

AI

DOI：10.1007/s11704-014-3500-9

原文链接

原文求助

摘要

En 中文

Interconnection network plays an important role in scalable high performance computer (HPC) systems. The TH Express-2 interconnect has been used in MilkyWay-2 system to provide high-bandwidth and low-latency interprocessor communications, and continuous efforts are devoted to the development of our proprietary interconnect. This paper describes the state-of-the-art of our proprietary interconnect, especially emphasizing on the design of network interface. Several key features are introduced, such as user-level communication, remote direct memory access, offload collective operation, and hardware reliable end-to-end communication, etc. The design of a low level message passing infrastructures and an upper message passing services are also proposed. The preliminary performance results demonstrate the efficiency of the TH interconnect interface.

Keyword:

HPC

network interface chip (NIC)

TH Express interconnect

offload collective operation

The TH Express high performance interconnect networks

摘要

期刊

机构

引用论文