arrow
返回

Threaded MPI programming model for the Epiphany RISC array processor

delete2015-07-01
delete18
PRE
AI
J
James A. Ross
S
Song Park
DOI:10.1016/j.jocs.2015.04.023delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
The low-power Adapteva Epiphany RISC array processor offers high computational energy-efficiency and parallel scalability. However, extracting performance with a standard parallel programming model remains a great challenge. We present an effective programming model for the Epiphany architecture based on the Message Passing Interface (MPI) standard adapted for coprocessor offload. Using MPI exploits the similarities between the Epiphany architecture and a networked parallel distributed cluster. Furthermore, our approach enables codes written with MPI to execute on the RISC array processor with little modification. We present experimental results for matrix-matrix multiplication using MPI and highlight the importance of fast inter-core data transfers. Using MPI we demonstrate an on-chip performance of 9.1 GFLOPS with an efficiency of 15.3 GFLOPS/W. Threaded MPI exhibits the highest performance reported for the Epiphany architecture using a standard parallel programming model. (C) 2015 Elsevier B.V. All rights reserved.
Keyword:
2D RISC array
Threaded MPI
Adapteva Epiphany
Parallella
Energy efficiency
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

Nature Computational Science 封面图
Nature Computational Science
IF:
18.3
论文数:
3.1K
被引数:
4.0K

机构

U
us army research, development & engineering command (rdecom)
学者数:
1.6K
论文数: 1.2K
被引数: 0
United States Department of Defense 封面图
United States Department of Defense
学者数:
2.8W
论文数: 2.3W
被引数: 172
U
us army research laboratory (arl)
学者数:
472
论文数: 378
被引数: 0
学者 查看更多机构
引用论文

引用论文