返回
Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA
DOI:10.1109/TCSII.2015.2455992.png)
摘要
En 中文
High throughput while maintaining low resource is a key issue for elliptic curve cryptography (ECC) hardware implementations in many applications. In this brief, an ECC processor architecture over Galois fields is presented, which achieves the best reported throughput/area performance on field-programmable gate array (FPGA) to date. A novel segmented pipelining digit serial multiplier is developed to speed up ECC point multiplication. To achieve low latency, a new combined algorithm is developed for point addition and point doubling with careful scheduling. A compact and flexible distributed-RAM-based memory unit design is developed to increase speed while keeping area low. Further optimizations were made via timing constraints and logic level modifications at the implementation level. The proposed architecture is implemented on Virtex4 (V4), Virtex5 (V5), and Virtex7 (V7) FPGA technologies and, respectively, achieved throughout/slice figures of 19.65, 65.30, and 64.48 (10(6)/(Seconds x Slices)).
Keyword:
Efficiency
elliptic curve cryptography (ECC)
field-programmable gate array (FPGA)
point multiplication (PM)
throughput per area (throughput/area)
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Defective Metal-Organic Frameworks Confined PdO with High Resistance to Reduction: An Efficient Photocatalyst for Hydrodeoxygenation of Lignin Derivatives有缺陷的金属有机框架限制PdO具有高还原性: 木质素衍生物加氢脱氧的高效光催化剂
ACS NANO
IF16

