arrow
返回

Time-Interleaved ΣΔ Modulators for FPGAs

delete2014-10-01
delete8
delete
OA
AI
T
Tomasz Podsiadlik *
R
Ronan Farrell
DOI:10.1109/TCSII.2014.2345293delete
delete原文链接
delete分享
delete收藏
查看原文
摘要

摘要

En 中文
This brief describes and analyzes a technique of increasing a sampling rate in a sigma-delta (Sigma Delta) modulator based on a discrete-time description, which is an extension of existing techniques of parallelization. The limitations in the signal-to-noise ratio and the maximum increase of the sampling rate in a digital system are explained, and a structure of a low-pass S. modulator characterized by a short critical path is used in this brief to validate the technique. An implementation of a modulator shows the increase in the sampling rate from 100 to 400 MHz.
Keyword:
Sampling frequency
sigma-delta (Sigma Delta)
time interleaved (TI)
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
论文数:
8.8K
被引数:
2.5W

机构

M
maynooth university
学者数:
2.7K
论文数: 2.6K
被引数: 22
引用论文

引用论文

Temperature dependent transmission and optical bistability in a 1D photonic crystal with a liquid crystal defect layer
err2013-12-01
err0
PREAI
errSamad Roshan Entezar; Amir Madani; Mojtaba Karimi Habil; Abdolrahman Namdar; Habib Tajalli
err分享
err收藏
Traces of spin-adapted reduced density matrices
err1997-01-01
err0
PREAI
errE. P�rez-Romero; L. M. Tel; C. Valdemoro
err分享
err收藏
没有更多内容