返回
Time-Skew Estimation for Random Sampling Sequence Time-Interleaved ADCs
DOI:10.1109/TCSII.2019.2956101.png)
摘要
En 中文
This brief proposes a closed-loop architecture which performs background calibration of time-skew mismatch in time-interleaved ADCs (TIADCs). The proposed scheme is tailored to work with the use of a random sampling sequence (RSS) which can provide an improvement in the SFDR without incurring a penalty in the SNDR. The calibration algorithm places some constraints on the random sampling sequence, which are satisfied via a proposed sequence generation algorithm based on a linear-feedback shift register (LFSR). We also show how the timing reference can be selected so as to reduce the requirements of the time-skew correction circuit, and we demonstrate the resulting production yield improvements. The proposed algorithm was synthesized for a TIADC composed of 9 sub-ADCs having an aggregated sampling rate of 2.4GS/sec in a 28nm process; the design occupies 0.014mm(2) and consumes 2.93mW. We demonstrate that the proposed algorithm successfully compensates the time-skew mismatch, allowing to achieve SFDR above 100dB.
Keyword:
Calibration
Timing
Estimation
Correlation
Circuits and systems
Degradation
Convergence
Time-skew
TIADC
background calibration
blind estimation
random sampling sequence
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Progressive Refinement: A Method of Coarse-to-Fine Image Parsing Using Stacked Network渐进式优化:一种使用堆叠网络的粗到精图像解析方法
Synthesis and Behavior of Cetyltrimethyl Ammonium Bromide Stabilized Zn1+xSnO3+x (0 ≤ x ≤1) Nano-Crystallites
PLOS ONE
IF0

