.png){kind=icon}
返回
Time-Varying Pseudorandom Disturbed Pattern Generation Algorithm for Track Circuit Equipment Testing
.png){kind=icon}
OA
AI
DOI：10.3390/mi13060853.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
To improve the test accuracy and fault coverage of high-speed railway-related equipment boards, a time-varying pseudorandom disturbance algorithm based on the automatic test pattern generation technology in chip testing is proposed. The algorithm combines the pseudorandom pattern generation algorithm with the deterministic pattern generation D algorithm. The existing pseudorandom number generation method usually requires random seeds to generate a series of pseudorandom numbers. In this algorithm, the system timer is used as the random seed to design a pseudorandom pattern generation method of time-varying seed to improve the randomness of pseudorandom pattern generation. In addition, in combination with the D algorithm, this work proposes a new switching logic between two algorithms by counting invalid pattern proportions. When the algorithm is applied to track a circuit netlist, the fault coverage can reach near 100%. However, the large-scale circuit fault coverage cannot easily reach 100%. The test results for the standard circuits of different sizes show that at the same time, compared with the independent pattern generation methods, the proposed algorithm can improve fault coverage by more than 50% and 30% and significantly improve the pattern generation efficiency. Therefore, it can be used perfectly in the subsequent construction of high-speed railway equipment test platforms.
Keyword:
high-speed railway
ATPG 2
pseudorandom pattern 3
D algorithm 4
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3
论文数:
1.4W
被引数:
2.9W
机构
引用论文
Model Analysis and Experimental Study of Lower Limb Rehabilitation Training Device Based on Gravity Balance基于重力平衡的下肢康复训练设备模型分析与实验研究.png)
Machines
OAAI
MachinesIF0
OAAI分享收藏Smart city: automatic reconstruction of 3D building models to support urban development and planningOAAI
OAAI分享收藏0.6–2.7-Gb/s Referenceless Parallel CDR With a Stochastic Dispersion-Tolerant Frequency Acquisition Technique0.6–2.7-Gb/s 无参考并行时钟数据恢复电路，采用随机色散容忍频率获取技术
PREAI
分享收藏
查看更多内容