返回
Tunable highly linear floating-gate CMOS resistor using common-mode linearization technique
DOI:10.1109/TCSI.2008.916459.png)
摘要
En 中文
In this paper, an implementation of a tunable highly linear floating resistor that can be fully. integrated in CMOS technology is presented. The second-order effects of a single MOS transistor operating in the triode operation regime are described, and a common-mode linearization technique is applied to suppress these nonlinearities. This technique is implemented by utilizing a low-power circuit design strategy that exploits the capacitive coupling and the charge storage properties of floating-gate transistors. The resistance of the proposed circuit is tuned by utilizing the Fowler-Nordheim tunneling and hot-electron injection quantum-mechanical phenomena. We demonstrate the use of this resistor in highly linear amplifier. We present experimental data from the chips that were fabricated in a 0.5-mu m CMOS process. We show that this resistor exhibits 0.024% total harmonic distortion (THD) for a sine wave with 1-V-pp amplitude. Also, we show the programmability of the amplifier gain using the proposed tunable resistor.
Keyword:
CMOS
floating gate
resistor
tunable
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W
机构
引用论文
SKP2 and OTUD1 govern non-proteolytic ubiquitination of YAP that promotes YAP nuclear localization and activity
Cell Stress
IF0

