VARIABLE VCC DESIGN TECHNIQUES FOR BATTERY-OPERATED DRAMS

doi:10.1109/4.210034

VARIABLE VCC DESIGN TECHNIQUES FOR BATTERY-OPERATED DRAMS

1993-04-01

4

PRE

AI

DOI：10.1109/4.210034

原文求助

摘要

En 中文

Wide-voltage-range DRAM's with extended data retention are desirable for battery-operated or portable computers and consumer devices. This paper describes the techniques required to obtain wide operation, functionality, and performance of standard DRAM's from 1.8 V (2 NiCd or Alkaline batteries) to 3.6 V (upper end of LVTTL standard). Specific techniques shown are: 1) a low-power and low-voltage reference generator for detecting V(CC) level; 2) compensation of dc generators, V(BB) and V(PP). for obtaining high speed at reduced voltages; 3) a static word-line driver and latch-isolation sense amplifier for reducing operating current; and 4) a programmable V(CC) variable self-refresh scheme for obtaining maximum data retention time over a full operating range. A sub-50-ns access time is obtained for a 16M DRAM (2M x 8) by simulation.

VARIABLE VCC DESIGN TECHNIQUES FOR BATTERY-OPERATED DRAMS

摘要

AI总结

期刊

机构

引用论文