返回
VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions
DOI:10.1109/TEVC.2002.802872.png)
摘要
En 中文
We present a genetic algorithm (GA) that uses a tree construction process for the placement and area of soft modules in very large scale integration floorplan We have overcome the serious representational problems associated with encoding slicing floorplans into GAs and obtained excellent (often optimal) results for module sets with up to 100 rectangles. The slicing tree construction process by our GA to generate the floorplans has a runtime scaling O (n l g n). This compares very favorably with other recent approaches based on nonslicing floorplans that require much runtimes. We demonstrate that our GA outperforms a simulated annealing implementation with the same representation and mutation operators as the GA.
Keyword:
floorplanning
genetic algorithm
normalized postfix expression
simulated annealing
slicing tree
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
12
论文数:
1.9K
被引数:
2.4W
机构
暂无机构信息
引用论文
Mapping and confirmation of quantitative trait loci (QTLs) associated with carbon isotope ratio (δ13C) in soybean
Crop Science
IF0
Chloroplast Microsatellite-Based High-Resolution Melting Analysis for Authentication and Discrimination of Ilex Species
Forests
IF0

