返回
VWA: Hardware Efficient Vectorwise Accelerator for Convolutional Neural Network
DOI:10.1109/TCSI.2019.2942529.png)
摘要
En 中文
Hardware accelerators for convolution neural networks (CNNs) enable real-time applications of artificial intelligence technology. However, most of the existing designs suffer from low hardware utilization or high area cost due to complex data flow. This paper proposes a hardware efficient vectorwise CNN accelerator that adopts a $3\times 3$ filter optimized systolic array using 1-D broadcast data flow to generate partial sum. This enables easy reconfiguration for different kinds of kernels with interleaved input or elementwise input data flow. This simple and regular data flow results in low area cost while attains high hardware utilization. The presented design achieves 99, 97, 93.7, and 94 hardware utilization for VGG-16, ResNet-34, GoogLeNet, and Mobilenet, respectively. Hardware implementation with TSMC 40nm technology takes 266.9K NAND gate count and 191KB SRAM to support 168GOPS throughput while consumes only 154.98mW when running at 500MHz operating frequency, which has superior area and power efficiency than other designs.
Keyword:
Convolution neural networks (CNNs)
hardware design
accelerators
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.9K
被引数:
2.2W
机构
引用论文
Structural study of lanthanides(III) in aqueous nitrate and chloride solutions by EXAFS通过EXAFS对硝酸盐和氯化物水溶液中镧系元素 (III) 的结构研究
Transmembrane and Ubiquitin-Like Domain-Containing Protein 1 (Tmub1/HOPS) Facilitates Surface Expression of GluR2-Containing AMPA Receptors
PLoS ONE
IF0

