arrow
Return

Write Pattern Format Algorithm for Reliable NAND-Based SSDs

delete2014-07-01
delete2
delete
OA
AI
Q
Quan Xu *
T
Tom Chen
Y
Yupeng Hu
P
Pu Gong
DOI:10.1109/TCSII.2014.2327332delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
This brief presents and evaluates a pre-coding algorithm to reduce power consumption and improve data retention in NAND-based solid-state drives. Compared to the state-of-the-art asymmetric coding and stripe pattern elimination algorithm, the proposed write pattern format algorithm (WPFA) achieves better data retention while consuming less power. The hardware for WPFA is simpler and requires less circuitry. The performance of WPFA is evaluated by both computer simulations and field-programmable gate array implementation.
Keywords:
NAND flash memory
power consumption
reliability
solid-state drive (SSD)
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
Papers:
8.8K
Citations:
2.5W

Organization

C
City, University of London
Scholars:
2.1K
Papers: 2.0K
Citations: 4
C
city st georges, university of london
Scholars:
1.2W
Papers: 1.1W
Citations: 12