arrow
Return

A Balanced Sparse Matrix Convolution Accelerator for Efficient CNN Training

delete2024-10-01
delete0
PRE
AI
Y
Yuechen Chen *
A
Ahmed Louri
S
Shanshan Liu
F
Fabrizio Lombardi
DOI:10.1109/TCSI.2024.3430831delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Sparse Convolutional Neural Network (CNN) training is well known to be time-consuming due to significant off-chip memory traffic. To effectively deploy sparse training, existing accelerators store matrices in a compressed format to eliminate memory accesses for zeros; hence, accelerators are designed to process compressed matrices to avoid zero computations. We have observed that the compression rate is greatly affected by the sparsity in the matrices with different formats. Given the varying levels of sparsity in activations, weights, errors, and gradients matrices throughout the sparse training process, it becomes impractical to achieve consistently high compression rates using a singular compression method for the entire duration of the training. Moreover, random zeros in the matrices result in irregular computation patterns, further increasing execution time. To address these issues, we propose a balanced sparse matrix convolution accelerator design for efficient CNN training. Specifically, a dual matrix compression technique is developed that seamlessly combines two widely used sparse matrix compression formats with a control algorithm for lower memory traffic during training. Based on this compression technique, a two-level workload balancing technique is then designed to further reduce the execution time and energy consumption. Finally, an accelerator is implemented to support the proposed techniques. The cycle-accurate simulation results show that the proposed accelerator reduces the execution time by 34% and the energy consumption by 24% on average compared to existing sparse training accelerators.
Keywords:
Convolutional neural network
training
sparse matrix compression
memory traffic
load balancing

Journal

IEEE Transactions on Circuits and Systems I-Regular Papers cover
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
Papers:
9.8K
Citations:
2.2W

Organization

F
frostburg state university
Scholars:
83
Papers: 74
Citations: 2
G
George Washington University
Scholars:
1.6W
Papers: 1.4W
Citations: 1.7W
University System of Maryland cover
University System of Maryland
Scholars:
6.5W
Papers: 5.6W
Citations: 113
researcher View more organizations
Cited Papers

Cited Papers

Hardware Acceleration of Sparse and Irregular Tensor Computations of ML Models: A Survey and Insights
err2021-10-01
err51
errOAAI
errDave, Shail; Baghdadi, Riyadh; Nowatzki, Tony; Avancha, Sasikanth; Shrivastava, Aviral; Li, Baoxin
errShare
errSave
Macrophage Migration Inhibitory Factor Plays a Critical Role in Mediating Protection against the Helminth ParasiteTaenia crassiceps
err2003-03-01
err0
errOAAI
errMiriam Rodríguez-Sosa; Lucia E. Rosas; John R. David; Rafael Bojalil; Abhay R. Satoskar; Luis I. Terrazas
errShare
errSave
A Real-Time Architecture for Pruning the Effectual Computations in Deep Neural Networks
err2021-05-01
err7
PREAI
errAsadikouhanjani, Mohammadreza; Zhang, Hao; Gopalakrishnan, Lakshminarayanan; Lee, Hyuk-Jae; Ko, Seok-Bum
errShare
errSave
researcher View more