Return
A Binary Convolution Accelerator Based on Compute-in-Memory
DOI:10.3390/electronics15010117.png)
Abstract
En
Keywords:
compute-in-memory
SRAM
edge deploying
FPGA validation
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
2.6
Papers:
1.0W
Citations:
4.7W

