arrow
Return

A Compact Electronically Tunable Meminductor Emulator Model and Its Application

delete2024-01-01
delete0
PRE
AI
P
Pankaj Kumar Sharma
R
Rajeev Ranjan *
S
Sung-Mo Kang
DOI:10.1109/MCAS.2024.3353151delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
A compact MOSFET-C floating/grounded meminductor emulator (MIE) model is presented for high operating frequency and low power operation. The proposed MIE uses only 22 MOSFETs and two capacitors. Its performance is theoretically analyzed and rigorously verified using the Cadence Virtuoso software and hardware prototypes. The proposed MIE operates appropriately for a wide range of frequencies up to 5 MHz with 590 mu W power consumption at a 180nm CMOS technology node and manifests important signature properties. The MIE layout area in 180 nm CMOS technology is 13107.5 mu m(2) . To analyze the effects of statistical variations in MIE elements, extensive Monte Carlo simulations have been performed to demonstrate the robustness of the proposed MIE. For experimental validation, hardware prototypes have been developed and tested successfully. An MIE-based adaptive learning neuromorphic circuit is presented to show that it can mimic the behavioral responses of amoeba under varying environments such as temperature.
Keywords:
Semiconductor device modeling
Adaptive learning
Adaptation models
Power demand
Capacitors
Prototypes
Tunable circuits and devices
CMOS technology
Neuromorphics
MOSFET circuits
Meminductor emulator model
pinched hysteresis loop
memory element
adaptive learning

Journal

IEEE Circuits and Systems Magazine cover
IEEE Circuits and Systems Magazine
IF:
3.5
Papers:
525
Citations:
1.3K

Organization

N
national institute of technology (nit system)
Scholars:
4.0W
Papers: 3.7W
Citations: 31
N
National Institute of Technology Srinagar
Scholars:
412
Papers: 403
Citations: 1.1K
I
indian institute of technology system (iit system)
Scholars:
9.5W
Papers: 9.9W
Citations: 93
researcher View more organizations