.png){kind=icon}
.png){kind=icon}
Return
A Continuous-Time Sigma-Delta Modulator With Continuous-Time Delay-Based Integrator
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2021.3127024.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
This brief presents a continuous-time sigma-delta modulator with a new integrator design based on continuous-time delays. It eliminates the need for high gain amplifiers, while providing loop gain for the modulator. It can also intrinsically compensate for the excess loop delay without additional feedback paths. The proposed integrator enables a compact modulator design that can operate under low supply voltages with high power efficiency for better process scalability. A 2(nd) order modulator prototype was fabricated in 0.18-mm CMOS. Measurement results show that it has 66dB dynamic range and 60dB SNDR over 4MHz signal bandwidth at 500MHz sampling frequency, while dissipating 1.92mW from a 1.4V supply. A FOMW of 286 fJ/conversion is achieved. It only occupies 0.039 mm(2) of chip area.
Keywords:
Analog-to-digital convertor (ADC)
continuous-time sigma-delta modulator (CTSDM)
continuous-time integrator
Journal
I
IF:
4.9
Papers:
8.8K
Citations:
2.5W