arrow
Return

A Deep Learning-Based FPGA Function Block Detection Method With Bitstream to Image Transformation

delete2021-01-01
delete1
delete
OA
AI
M
Minzhen Chen
P
Peng Liu *
DOI:10.1109/ACCESS.2021.3096664delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
In the context of various application scenarios and/or for the sake of strengthening field-programmable gate array (FPGA) security, the system functions of an FPGA design need to be analyzed, which can be achieved by systematically partitioning the FPGA's bitstream into manageable functional blocks and detecting their functionalities thereafter. In this paper, we propose a novel deep learning-based FPGA function block detection method with three major steps. In specific, we first analyze the format of the bitstream to obtain the mapping relationship between the configuration bits and configurable logic blocks because of the discontinuity of the configuration bits in the bitstream for one element. In order to reap the maturity of object detection techniques based on deep learning, our next step is to convert an FPGA bitstream to an image, following the proposed transformation method that takes account of both the adjacency nature of the programmable logic and the high degree of redundancy of configuration information. Once the image is obtained, a deep learning-based object detection algorithm is applied to this transformed image, and the objects detected can be reflected back to determine the function blocks of the original FPGA design. The deep neural network used for function block detection is trained and validated with a specially crafted bitstream/image dataset. Experiments have confirmed high detection accuracy of the proposed function detection method, showing a 98.11% of mean Average Precision (IoU = 0.5) for 10 function blocks within a YOLOv3 detector implemented on Xilinx Zynq-7000 SoCs and Zynq UltraScale+ MPSoCs.
Keywords:
Field programmable gate arrays
Deep learning
Signal processing algorithms
Logic gates
Feature extraction
Tools
Array signal processing
Bitstream-to-image transformation
field-programmable gate array
function block detection
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Access cover
IEEE Access
IF:
3.6
Papers:
9.8W
Citations:
29.4W

Organization

Z
zhejiang university
Scholars:
17.7W
Papers: 12.1W
Citations: 152
Cited Papers

Cited Papers

Interobserver Reliability of Diagnostic Criteria for Cervicogenic Headache
err1999-11-01
err0
PREAI
errJA van Suijlekom; HCW de Vet; SGM van den Berg; WEJ Weber
errShare
errSave
The Pascal Visual Object Classes (VOC) Challenge
err2009-09-09
err9.0K
PREAI
errEveringham, Mark; Van Gool, Luc; Williams, Christopher K. I.; Winn, John; Zisserman, Andrew
errShare
errSave
Further validation of the Amblyopia Treatment Index parental questionnaire
err2008-12-01
err0
errOAAI
errJonathan M. Holmes; Samara Strauber; Graham E. Quinn; Stephen R. Cole; Joost Felius; Marjean Kulp
errShare
errSave
err
IF0
err
err0
errOAAI
err
errShare
errSave
A Comprehensive FPGA Reverse Engineering Tool-Chain: From Bitstream to RTL Code
err2019-01-01
err61
errOAAI
errZhang, Tao; Wang, Jian; Guo, Shize; Chen, Zhe
errShare
errSave
Tetradecaaquatetrasodium hexaaquanickel(II) decavanadate(V) trihydrate
err2002-04-05
err0
PREAI
errZi-Guang Sun; La-Sheng Long; Yan-Ping Ren; Rong-Bin Huang; Lan-Sun Zheng; Seik Weng Ng
errShare
errSave
Combination of mTOR and MAPK Inhibitors—A Potential Way to Treat Renal Cell Carcinoma
err2016-10-17
err0
errOAAI
errAshutosh Chauhan; Deepak Semwal; Satyendra Mishra; Sandeep Goyal; Rajendra Marathe; Ruchi Semwal
errShare
errSave
researcher View more