arrow
Return

A Digital PLL Scheme for Three-Phase System Using Modified Synchronous Reference Frame

delete2010-11-01
delete129
PRE
AI
C
C. Silva *
R
Rondineli Rodrigues Pereira
L
Luiz Eduardo Borges da Silva
G
Germano Lambert‐Torres
B
B.K. Bose
DOI:10.1109/TIE.2010.2040554delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
This paper proposes a novel phase-locked loop (PLL) control strategy to synthesize unit vector using the modified synchronous reference frame (MSRF) instead of the traditional synchronous reference frame. The unit vector is used for vector rotation or inverse rotation in vector-controlled three-phase grid-connected converting equipment. The developed MSRF-PLL is fast in transient response compared to standard PLL technique. The performance is robust against disturbances on the grid, voltage wave with harmonic distortion, and noise. The proposed algorithm has been analyzed in detail and was fully implemented digitally using digital signal processor TMS320F2812. The experimental evaluation of the MSRF-PLL in a shunt active power filter confirms its fast dynamic response, noise immunity, and applicability.
Keywords:
Active filter
digital signal processor (DSP)
phase-locked loop (PLL)
synchronous reference frame (SRF)
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Industrial Electronics cover
IEEE Transactions on Industrial Electronics
IF:
7.2
Papers:
1.8W
Citations:
9.8W

Organization

U
universidade federal de itajuba
Scholars:
1.7K
Papers: 1.2K
Citations: 0
U
University of Tennessee Knoxville
Scholars:
1.1W
Papers: 9.4K
Citations: 17
University of Tennessee System cover
University of Tennessee System
Scholars:
2.9W
Papers: 2.6W
Citations: 115
researcher View more organizations