arrow
Return

A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder

delete2017-01-01
delete14
delete
OA
AI
P
Peter Hailes
L
Lei Xu
R
Robert G. Maunder
B
Bashir M. Al‐Hashimi
L
Lajos Hanzo *
DOI:10.1109/ACCESS.2017.2678103delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
Low-density parity check (LDPC) error correction decoders have become popular in diverse communications systems, owing to their strong error correction performance and their suitability to parallel hardware implementation. A great deal of research effort has been invested into the implementation of LDPC decoder designs on field-programmable gate array (FPGA) devices, in order to exploit their high processing speed, parallelism, and re-programmability. Meanwhile, a variety of application-specific integrated circuit implementations of multi-mode LDPC decoders exhibiting both inter-standard and intra-standard reconfiguration flexibility are available in the open literature. However, the high complexity of the adaptable routing and processing elements that are required by a flexible LDPC decoder has resulted in a lack of viable FPGA-based implementations. Hence in this paper, we propose a parameterisable FPGA-based LDPC decoder architecture, which supports run-time flexibility over any set of one or more quasi-cyclic LDPC codes. Additionally, we propose an off-line design flow, which may be used to automatically generate an optimized HDL description of our decoder, having support for a chosen selection of codes. Our implementation results show that the proposed architecture achieves a high level of design-time and run-time flexibility, whilst maintaining a reasonable processing throughput, hardware resource requirement, and error correction performance.
Keywords:
Digital communication
error correction codes
low-density parity check (LDPC) codes
field-programmable gate array
iterative decoding
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Access cover
IEEE Access
IF:
3.6
Papers:
9.8W
Citations:
29.4W

Organization

U
university of southampton
Scholars:
3.3W
Papers: 3.2W
Citations: 52
I
Intel Corporation
Scholars:
2.7K
Papers: 2.0K
Citations: 6