.png){kind=icon}
Return
A High Performance Deblocking Filter Hardware for High Efficiency Video Coding
.png){kind=icon}
PRE
AI
DOI：10.1109/TCE.2013.6626260.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
The recently developed High Efficiency Video Coding (HEVC) international video compression standard uses adaptive deblocking filter for reducing blocking artifacts. Deblocking filters increase both subjective and objective quality. But, they have high computational complexity. Therefore, in this paper, the first HEVC deblocking filter hardware in the literature is proposed. Two parallel datapaths are used in the proposed hardware in order to increase its performance. The proposed hardware is implemented in Verilog HDL. The Verilog RTL code is verified to work correctly on an FPGA board. The proposed HEVC deblocking filter hardware can code 30 full HD (1920x1080) video frames per second. Therefore, it can be used in consumer electronics products that require a real-time HEVC encoder or decoder.(1)
Keywords:
HEVC
Deblocking Filter
Hardware Implementation
FPGA
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
10.9
Papers:
5.3K
Citations:
6.8K
Organization
Cited Papers
.png){kind=icon}
ShareSaveShareSaveShareSave
View more