.png){kind=icon}
.png){kind=icon}
Return
A Low-Power, Analog-Integrated, Current-Mode, and Fully Tunable Artificial Neural Network Classifier Architecture for Biomedical Engineering Applications
.png){kind=icon}
PRE
AI
A
P
M
M
D
S
DOI：10.1109/OJCAS.2026.3665625.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
This work presents a low-power, current-mode analog artificial neural network (ANN) classifier implemented in the TSMC 65-nm CMOS process and evaluated on two biomedical classification tasks. The architecture incorporates analog Sigmoid, Euclidean distance, min and argmin computation blocks to enable fully integrated feature correlation, weight adaptation, and decision-making. All circuits operate in the subthreshold regime with +/- 0.3V supply rails. Post-layout simulations show a worst-case classification accuracy of 91.7% and strong robustness to Monte-Carlo mismatch and Process-Voltage-Temperature variations. Comparison with an equivalent software classifier and prior works validates the modeling and design methodology. The architecture achieves worst-case power consumption below 1311 nW, demonstrating its suitability for energy-constrained edge-AI applications in biomedical monitoring and diagnostics.
Keywords:
Sensor systems
Aerospace and electronic systems
Feeds
Antennas
Circuits
Circuits and systems
Current mirrors
Field programmable gate arrays
Integrated circuits
Very large scale integration
Artificial neural network
analog hardware classifier
low-power classification
biomedical engineering applications
Journal
I
IF:
2.4
Papers:
4.5K
Citations:
387
Organization
Cited Papers