.png){kind=icon}
Return
A mixed-mode polynomial cellular array processor hardware realization
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2003.822550.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
A mixed-mode cellular array processor is presented in which the processing units (PUs) are coupled with programmable polynomial (linear, quadratic, and cubic) first neighborhood feedback terms. It combines analog and digital processing so that the couplings and the polynomial terms are implemented with analog blocks whereas the integrator is digital, and analog-to-digital and digital-to-analog converters are used to interface between them. A 10-mm(2), 1.027 million transistor cellular array processor with 2 x 72 PUs and 36 layers of memory in each was manufactured using a 0.25-mum digital CMOS process. The array processor can perform gray scale Henn's integration of spatial convolutions with linear, quadratic, and cubic activation functions for a 72 x 72 data while keeping all input-output operations during processing local. One complete Henn's iteration round takes 166.4 mus and the power consumption during processing is 192 mW. Experimental results of statistical variations in the multipliers and polynomial circuits are shown.
Keywords:
cellular array processor
mixed analog-digital integrated circuits
polynomial cellular nonlinear network (CNN)
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
5.2
Papers:
9.8K
Citations:
2.2W
Organization
No organization information available
Cited Papers
.png){kind=icon}
ShareSaveShareSaveShareSaveShareSave
View more