Return
A Mixed-Pruning Based Framework for Embedded Convolutional Neural Network Acceleration
DOI:10.1109/TCSI.2020.3048260.png)
Abstract
En 中文
Convolutional neural networks (CNN) have been proved to be an effective method in the field of artificial intelligence (AI), and large-scale deploying CNN to embedded devices, no doubt, will greatly promote the development and application of AI into the practical industry. However, mainly due to the space-time complexity of CNN, computing power, memory bandwidth and flexibility are performance bottlenecks. In this paper, a framework containing model compression and hardware acceleration is proposed to solve the above problems. This framework consists of a mixed pruning method, data storage optimization for efficient memory utilization and an accelerator for mapping CNN on field programmable gate array (FPGA). The mixed pruning method is used to compress the model, and data bit-width is reduced to 8-bit by data quantization. Accelerator based on FPGA makes it flexible, configurable and efficient for CNN implementation. The model compression is evaluated on NVIDIA RTX2080Ti, and the results illustrate that the VGG16 is compressed by 30x and the fully convolutional network (FCN) is compressed by 11x within 1% accuracy loss. The compressed model is deployed and accelerated on ZCU102, which is up to 1.7x and 24.5x better in energy efficiency compared with RTX2080Ti and Intel i7 7700.
Keywords:
Convolutional neural network
model compression
hardware acceleration
FPGA
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
5.2
Papers:
9.9K
Citations:
2.2W
Organization
Cited Papers
FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review
IEEE ACCESS
IF3.6
Calcium-modulating cyclophilin ligand regulates membrane trafficking of postsynaptic GABAA receptors

