arrow
Return

A Multi-Memristive Unit-Cell Array With Diagonal Interconnects for In-Memory Computing

delete2021-12-01
delete7
delete
OA
AI
R
Riduan Khaddam-Aljameh *
M
Michele Martemucci
B
Benedikt Kersting
M
Manuel Le Gallo
R
Robert L. Bruce
M
M. BrightSky
A
Abu Sebastian
DOI:10.1109/TCSII.2021.3078614delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
Memristive crossbar arrays can be used to realize matrix-vector multiplication (MVM) operations in constant time complexity by exploiting the Kirchhoff's circuit laws. This is enabled by the parallel read of the entire array in a single time step. However, parallel writing is prohibitive in such arrays due to limitations on the current that could be accumulated along the wires. Hence, loading the matrix elements into such an array still incurs significant time penalty. Another key challenge is the achievable computational precision. To overcome these challenges, we propose a unit-cell array design where each unit-cell comprises four memristive devices each attached to a selection transistor. Moreover, the array is organized in such a way that the selection transistors can be turned on in a diagonal fashion. We experimentally demonstrated this concept by fabricating a 2 x 2 unit-cell array based on projected phase-change memory (PCM) devices in 90 nm CMOS technology. It is shown that using the diagonal connections, the write operations can be parallelized while maintaining the current limit of the back-end-of-the-line metallization. Moreover, the increase in write time due to having more devices per unit-cell is minimized through a combination of single-shot and iterative programming schemes. Finally, we present experimental results on MVM operations that demonstrate improved computational precision exceeding that of a 4-bit fixed-point implementation.
Keywords:
In-memory computing
phase-change memory
analog computation
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
Papers:
8.8K
Citations:
2.5W

Organization

S
swiss federal institutes of technology domain
Scholars:
9.0W
Papers: 8.0W
Citations: 163
I
international business machines (ibm)
Scholars:
5.7K
Papers: 4.5K
Citations: 4
Cited Papers

Cited Papers

Neuromorphic computing with multi-memristive synapses
err2018-06-28
err613
errOAAI
errBoybat, Irem; Le Gallo, Manuel; Nandakumar, S. R.; Moraitis, Timoleon; Parnell, Thomas; Tuma, Tomas; Rajendran, Bipin; Leblebici, Yusuf; Sebastian, Abu; Eleftheriou, Evangelos
errShare
errSave
A 256-Mcell Phase-Change Memory Chip Operating at 2+Bit/Cell
err2013-06-01
err36
PREAI
errClose, Gael F.; Frey, Urs; Morrish, Jack; Jordan, Richard; Lewis, Scott C.; Maffitt, Tom; BrightSky, Matthew J.; Hagleitner, Christoph; Lam, Chung H.; Eleftheriou, Evangelos
errShare
errSave
errShare
errSave
Conductivity of zirconium oxide alloyed with lithium oxide
err2008-10-10
err0
PREAI
errN. Yu. Nagaeva; A. A. Surin; L. A. Blaginina; V. P. Obrosov
errShare
errSave
Accurate deep neural network inference using computational phase-change memory
err2020-05-18
err301
errOAAI
errJoshi, Vinay; Le Gallo, Manuel; Haefeli, Simon; Boybat, Irem; Nandakumar, S. R.; Piveteau, Christophe; Dazzi, Martino; Rajendran, Bipin; Sebastian, Abu; Eleftheriou, Evangelos
errShare
errSave
Circuit and System-Level Aspects of Phase Change Memory
err2021-03-01
err6
PREAI
errPozidis, Haralampos; Papandreou, Nikolaos; Stanisavljevic, Milos
errShare
errSave
Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices
err2021-05-01
err143
PREAI
errJhang, Chuan-Jia; Xue, Cheng-Xin; Hung, Je-Min; Chang, Fu-Chun; Chang, Meng-Fan
errShare
errSave
researcher View more