.png){kind=icon}
.png){kind=icon}
Return
A performance study of instruction cache prefetching methods
.png){kind=icon}
OA
AI
DOI：10.1109/12.677221.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Prefetching methods for instruction caches are studied via trace-driven simulation. The two primary methods are fall-through prefetch (sometimes referred to as one block lookahead) and target prefetch. Fall-through prefetches are for sequential line accesses, and a key parameter is the distance from the end of the current line where the prefetch for the next line is initiated. Target prefetches work also for nonsequential line accesses. A prediction table is used and a key aspect is the prediction algorithm implemented by the table. Fall-through prefetch and target prefetch each improve performance significantly. When combined in a hybrid algorithm, their performance improvement is nearly additive. An instruction cache using a combined target and fall-through method can provide the same performance as a two to four times larger cache that does not prefetch. A good prediction method must not only be accurate, but prefetches must be initiated early enough to allow time for the instructions to return from main memory. To quantify this, we define a prefetch efficiency measure that reflects the amount of memory fetch delay that may be successfully hidden by prefetching. The better prefetch methods (in terms of miss rate) also have very high efficiencies, hiding approximately 90 percent of the miss delay for prefetched lines. Another performance measure of interest is memory traffic. Without prefetching, large line sizes give better hit rates; with prefetching, small line sizes tend to give better overall hit rates. Because smaller line sizes tend to reduce memory traffic, the top-performing prefetch caches produce less memory traffic than the top-performing nonprefetch caches of the same size.
Keywords:
instruction caches
prefetching
target prefetch
lookahead prefetch
scalar processors
supercomputers
Journal
IF:
3.8
Papers:
5.3K
Citations:
9.8K
Organization
No organization information available