arrow
Return

Accelerating data filtering for database using FPGA

delete2021-03-01
delete14
PRE
AI
X
Xuan Sun *
C
Chun Jason Xue
J
Jinghuan Yu
T
Tei‐Wei Kuo
Xue Liu cover
Xue Liu (Xue Liu)
DOI:10.1016/j.sysarc.2020.101908delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
In the big data era, in order to relieve computational pressure on overloaded CPU caused by ever increasing amount of data, many researches focus on hardware acceleration using FPGA for data-intensive applications. In this paper, a novel FPGA-based storage engine is proposed for DBMS in the cloud with focus on data filtering operation. A hardware data filter is designed which can significantly speedup filtering operations by utilizing parallelism provided by FPGA. Meanwhile, it can support different queries without partial reconfiguration. This FPGA-based storage engine is integrated with DBMS to realize end-to-end acceleration. In addition, an intelligent filtering on/off switch is designed to adaptively decide whether the FPGA-based filter should be employed, based on selectivity estimation. Experimental results show that the proposed solution realizes on average 2.80x computation speedup for data filtering compared with the software baseline, and achieves up to 1.95x improvement in end-to-end evaluation compared with conventional storage engine in low-selectivity cases. Moreover, the FPGA-based solution achieves 2.87x improvement on energy efficiency compared with the similar GPU-based acceleration solution.
Keywords:
FPGA
Hardware acceleration
Filtering
DBMS
Cloud
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

Journal of Systems Architecture cover
Journal of Systems Architecture
IF:
4.1
Papers:
3.0K
Citations:
4.2K

Organization

C
City University of Hong Kong
Scholars:
2.3W
Papers: 3.0W
Citations: 6.1W
M
McGill University
Scholars:
5.5W
Papers: 4.9W
Citations: 7.0W
Cited Papers

Cited Papers

A scala based framework for developing acceleration systems with FPGAs
err2019-09-01
err9
PREAI
errLiu, Yanqiang; Li, Yao; Qi, Zhengwei; Guan, Haibing
errShare
errSave
Chaotic Dynamics of Spin-Valve Oscillators
err2007-09-25
err0
PREAI
errZ. Yang; S. Zhang; Y. Charles Li
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
Optimized co-scheduling of mixed-precision neural network accelerator for real-time multitasking applications
err2020-11-01
err35
PREAI
errJiang, Wei; Song, Ziwei; Zhan, Jinyu; He, Zhiyuan; Wen, Xiangyu; Jiang, Ke
errShare
errSave
Thermal hydraulic design and decay heat removal of a solid target for a spallation neutron source
err2005-08-01
err0
errOAAI
errN. Takenaka; D. Nio; Y. Kiyanagi; K. Mishima; M. Kawai; M. Furusaka
errShare
errSave
A Survey and Taxonomy of FPGA-based Deep Learning Accelerators
err2019-09-01
err57
PREAI
errBlaiech, Ahmed Ghazi; Ben Khalifa, Khaled; Valderrama, Carlos; Fernandes, Marcelo A. C.; Bedoui, Mohamed Hedi
errShare
errSave
Optimized implementation of OpenCL kernels on FPGAs
err2019-08-01
err17
PREAI
errShata, Kholoud; Elteir, Marwa K.; EL-Zoghabi, Adel A.
errShare
errSave
researcher View more