.png){kind=icon}
Return
An Application Specific Vector Processor for Efficient Massive MIMO Processing
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2022.3182483.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
This paper presents an implementation for a baseband massive multiple input multiple output (MIMO) application-specific instruction set processor (ASIP). The ASIP is geared with vector processing capabilities in the form of single instruction multiple data (SIMD), and furthermore exploits instruction level parallelism by employing a very large instruction word (VLIW) architecture. Additionally, a systolic array is built into the pipeline which is tuned to speed up matrix calculations. A parallel memory subsystem and stand-alone accelerators are integrated into the ASIP architecture in order to meet the processing requirement. The processor is synthesized in 22 nm FD-SOI technology running at a clock frequency of 800 MHz. The system achieves a maximum detection throughput of 0.75 Gb/s/mm(2) for a 128 x 8 massive MIMO system.
Keywords:
5G
massive MIMO
communications processor
baseband processor
computer architecture
programmable processor
accelerator architecture
vector processor
matrix processor
parallel memory
systolic arrays
VLIW
SIMD
ASIP
Journal
IF:
5.2
Papers:
9.8K
Citations:
2.2W
Organization
Cited Papers
.png){kind=icon}
Novel roles for Notch, Wnt and Hedgehog in hematopoesis derived from human pluripotent stem cells
OAAI
OAAIShareSaveShareSaveShareSave
ShareSaveShareSaveShareSaveShareSave
View more