arrow
Return

An Area-Efficient In-Memory Implementation Method of Arbitrary Boolean Function Based on SRAM Array

delete2023-12-01
delete2
PRE
AI
S
Sunrui Zhang
崔小乐 cover
崔小乐 (Xiaole Cui) *
F
Feng Wei
X
Xiaoxin Cui *
DOI:10.1109/TC.2023.3301156delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
In-memory computing is an emerging computing paradigm to breakthrough the von-Neumann bottleneck. The SRAM based in-memory computing (SRAM-IMC) attracts great concerns from industries and academia, because the SRAM is technology compatible with the widely-used MOS devices. The digital SRAM-IMC scheme has advantages on stability and accuracy of computing results, compared with the analog SRAM-IMC schemes. However, few logic operations can be implemented by the current digital SRAM-IMC architectures. Designers have to insert some special logic modules to facilitate the complex computation. To address this issue, this work proposes an area-efficient implementation method of arbitrary Boolean function in SRAM array. Firstly, a two-input SRAM LUT is designed to realize the arbitrary two-input Boolean functions. Then, the logic merging and the spatial merging techniques are proposed to reduce the area consumption of the SRAM-IMC scheme. Finally, the SOP-based SRAM-IMC architecture is proposed, and the merged SOPs are mapped into and computed in it. The evaluation results on LGsynth'91, IWLS'93 and EPFL benchmarks show that, the area of the synthesis results based on the ABC tool is 3.69, 5.72 and 1.86 times of the circuit area from the proposed SRAM-IMC scheme in average respectively. Furthermore, the circuit area from the original SOP-based SRAM-IMC scheme is 2.07, 1.99 and 1.86 times in average of the circuit area from the proposed SRAM-IMC scheme respectively. The performance evaluation results show that the cycle consumption of the proposed SRAM-IMC scheme is independent to the scale of the input Boolean functions.
Keywords:
Random access memory
Computer architecture
Table lookup
Merging
Parallel processing
SRAM cells
Logic functions
Arbitrary Boolean functions
in-memory computing
SRAM
synthesis method

Journal

IEEE Transactions on Computers cover
IEEE Transactions on Computers
IF:
3.8
Papers:
5.4K
Citations:
9.8K

Organization

P
peking university
Scholars:
11.9W
Papers: 8.7W
Citations: 146
Cited Papers

Cited Papers

Optical and Photophysical Studies on Porphyrin Doped TiO2 Matrixes
err2002-02-01
err0
PREAI
errTeresa M. R. Viseu; Graham Hungerford; Maria Isabel C. Ferreira
errShare
errSave
errShare
errSave
i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs
err2020-12-01
err27
errOAAI
errJaiswal, Akhilesh; Agrawal, Amogh; Ali, Mustafa F.; Sharmin, Saima; Roy, Kaushik
errShare
errSave
Polarization of Superfluid Turbulence
err2002-12-16
err0
errOAAI
errCarlo F. Barenghi; Sarah Hulton; David C. Samuels
errShare
errSave
Punica granatum Protects Against Oxidative Stress in PC12 Cells and Oxidative Stress-Induced Alzheimer's Symptoms in Mice
err2011-07-01
err0
PREAI
errSoo Jung Choi; Ju-Hyun Lee; Ho Jin Heo; Hong Yon Cho; Hye Kyung Kim; Chang-Ju Kim; Myeong Ok Kim; Soo Hwan Suh; Dong-Hoon Shin
errShare
errSave
Abscisic acid and ethylene biosynthesis-related genes are associated with anthocyanin accumulation in purple ornamental cabbage (Brassica oleracea var. acephala)
err2019-08-01
err0
errOAAI
errSi-Won Jin; Md Abdur Rahim; Hee-Jeong Jung; Khandker Shazia Afrin; Hoy-Taek Kim; Jong-In Park; Jong-Goo Kang; Ill-Sup Nou
errShare
errSave
researcher View more