1
Return

An Improved Graph Isomorphism Network Model for Analog Integrated Circuit Placement Performance Prediction

delete2026-01-01
delete0
PRE
AI
X
Xiong, Yi
Z
Zhao, Ning
Z
Zhang, Yong
G
Ge, Guojing
W
Wang, Jinqiao
J
Jia, Bowen *
X
Xu, Ning
DOI:10.23919/cje.2024.00.304delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
In the design of analog integrated circuits, the placement stage in layout design plays a crucial role in determining the final circuit performance. Current automated placement algorithms are primarily driven by geometric constraints, often requiring repetitive iterations to optimize circuit performance. Accelerating the design process necessitates accurate evaluation of placement quality; however, the complex relationship between circuit performance and layout makes rapid and precise assessment challenging. Traditional methods for evaluating placement quality require the completion of the entire layout design, involving time-consuming processes such as design rule check, layout versus schematic, parasitic parameter extraction, and simulation. The original graph isomorphism network (GIN) model's neglect of edge features and reliance on static aggregation mechanisms lead to incomplete topology-physics representations and degraded accuracy in predicting performance metrics. To address the issues, we introduce a modified graph isomorphism network (MGIN) that utilizes edge feature concatenation and adaptive weighted loss adjustment for multitask regression. MGIN effectively predicts multiple post-layout performance metrics using carefully crafted placement features. In comparison to baseline models, it achieves lower average relative error rates for operational transconductance amplifier circuits. Our results demonstrate an average root mean square error of 3.549 and a relative error rate of 3.549% across multiple performance metrics. Our model achieves superior prediction accuracy over GIN, with an 80.4% lower average error. By mapping layout configurations directly to post-layout performance, the proposed MGIN offers specific and actionable guidance for iterative redesign in analog integrated circuit development.
Keywords:
Jamming
Analog circuits
Analog integrated circuits
Circuits
Filtering
Filters
Integrated circuits
Circuits and systems
Central Processing Unit
Circuit topology
Analog integrated circuit
Electronic design automation
Placement
Graph network

Journal

C
Chinese Journal of Electronics
IF:
3
Papers:
62
Citations:
1.7K

Organization

W
wuhan university of technology
Scholars:
6.0K
Papers: 1.8K
Citations: 0
C
chinese academy of sciences
Scholars:
54.9W
Papers: 44.5W
Citations: 703
Cited Papers

Cited Papers

Citing Papers

Citing Papers