.png){kind=icon}
Return
An operating system accelerator
.png){kind=icon}
PRE
AI
DOI：10.1016/S1383-7621(97)00043-X.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
A RISC-style hardware accelerator for operating systems (OS), named the mechanism of multiprocessing (MMP) processor, is presented. The MMP processor implements the set of MMP primitives of the MMP mechanism with which the ES operating was enhanced. The architecture and organisation of this processor were devised to facilitate fast execution of the MMP primitives. The architecture adopted ensures the efficient mapping of typical operations and data structures used in the MMP primitives. The hardware resources were selected and interconnected in such a way that, with pipelined control, the organisation envisaged can support their fast execution. The prototype of the MMP processor was developed and put into operation with the extensive usage of the interactive development and testing (INDAT) system, a specially designed tool for the development and testing of the MMP processor.
Keywords:
hardware accelerators
RISC processors
operating systems
development tools
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
4.1
Papers:
3.0K
Citations:
4.2K
Organization
No organization information available
Cited Papers
No cited papers available